


# 3. Hardware

## 3.1 Computer architecture

Marking Scheme

Q1)

(a)



2/3 matches – 2 marks  
1 match – 1 mark

[2]

(b)

description of stage	sequence number
the instruction is then copied from the memory location contained in the MAR (memory address register) and is placed in the MDR (memory data register)	3
the instruction is finally decoded and is then executed	7
<i>the PC (program counter) contains the address of the next instruction to be fetched</i>	(1)
the entire instruction is then copied from the MDR (memory data register) and placed in the CIR (current instruction register)	4
the address contained in the PC (program counter) is copied to the MAR (memory address register) via the address bus	2
the address part of the instruction is placed in the MAR (memory address register)	6
the value in the PC (program counter) is then incremented so that it points to the next instruction to be fetched	5*

The incrementation of the program counter can appear at any stage after 2. All other stages must be in the correct given order.

[6]

Q2)

**(b) Registers**Any **two** from:

- PC (Program Counter)
- MAR (Memory Address Register)
- MDR (Memory Data Register)
- CIR or IR ((Current) Instruction Register)
- ACC (Accumulator)

Buses

Any **two** from:

- control
- data
- address

[4]

Q3)

**(a) (i)**

MAR

1	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---

MDR

0	1	0	1	0	0	0	1
---	---	---	---	---	---	---	---

[2]

(ii)

MAR	1	0	0	0	1	1	1	0
-----	---	---	---	---	---	---	---	---

MDR	0	1	1	1	1	0	0	1
-----	---	---	---	---	---	---	---	---

[2]

(iii)

Address	Contents
1000 0000	0110 1110
1000 0001	0101 0001
1000 0010	1000 1101
1000 0011	1000 1100
1000 1100	
1000 1101	
1000 1110	<b>0111 1001</b>
1000 1111	

[1]

- (b) – CIR (Current Instruction Register)  
 – PC (Program Counter)  
 – Acc (Accumulator)

[3]

- (c) – Controls operation of memory, processor and input/output  
 – Instructions are interpreted  
 – Sends signals to other components telling them “what to do”

[3]


Q4)

- In any order:  
 – Fetch  
 – Decode  
 – Execute

[3]

Q5)

- 1 mark for **both** correct lines from each computer term.



[4]

Q6)

Question	Answer	Marks
	<p>1 mark for correct bus name and up to 2 further marks for appropriate purpose.</p> <p><b>Address (bus)</b>  <b>Two</b> from:</p> <ul style="list-style-type: none"> <li>∞ Carries / transports an address / location ...</li> <li>∞ ... of the next item to be fetched</li> <li>∞ Data travels one way (unidirectional)</li> </ul> <p><b>Data (bus)</b>  <b>Two</b> from:</p> <ul style="list-style-type: none"> <li>∞ Carries / transports data / example of data ...</li> <li>∞ ... that is currently being processed // that will be / has been processed</li> <li>∞ Data can travel in both directions (bidirectional)</li> </ul> <p><b>Control (bus)</b>  <b>Two</b> from:</p> <ul style="list-style-type: none"> <li>∞ Carries / transports signals</li> <li>∞ Control / directs the actions of the CPU / processor</li> <li>∞ Can be either Unidirectional or Bidirectional</li> </ul>	<b>6</b>

Q7)

Question	Answer	Marks
	<ul style="list-style-type: none"> <li>∞ address (bus)</li> <li>∞ control (bus)</li> <li>∞ data (bus)</li> </ul>	<b>3</b>

Q8)

Question	Answer	Marks														
	<p>1 mark for each correct line up to a total of 5 marks</p> <table><tr><th>Component</th><th>Description</th></tr><tr><td>Arithmetic Logic Unit (ALU)</td><td>Used to connect together the internal components of the CPU.</td></tr><tr><td>Buses</td><td>Used to carry out calculations on data.</td></tr><tr><td>Control Unit (CU)</td><td>Used to temporarily hold data and instructions during processing.</td></tr><tr><td>Immediate Access Store (IAS)</td><td>Used to allow interaction with the computer.</td></tr><tr><td>Input/Output</td><td>Used to hold data and instructions before they are processed.</td></tr><tr><td>Registers</td><td>Used to manage the flow of data through the CPU.</td></tr></table>	Component	Description	Arithmetic Logic Unit (ALU)	Used to connect together the internal components of the CPU.	Buses	Used to carry out calculations on data.	Control Unit (CU)	Used to temporarily hold data and instructions during processing.	Immediate Access Store (IAS)	Used to allow interaction with the computer.	Input/Output	Used to hold data and instructions before they are processed.	Registers	Used to manage the flow of data through the CPU.	5
Component	Description															
Arithmetic Logic Unit (ALU)	Used to connect together the internal components of the CPU.															
Buses	Used to carry out calculations on data.															
Control Unit (CU)	Used to temporarily hold data and instructions during processing.															
Immediate Access Store (IAS)	Used to allow interaction with the computer.															
Input/Output	Used to hold data and instructions before they are processed.															
Registers	Used to manage the flow of data through the CPU.															

Q9)

Question	Answer	Marks														
	<p>1 mark for each correct line, up to a maximum of 5 marks:</p> <table><tr><th>Component</th><th>Description</th></tr><tr><td>Immediate access store (IAS)</td><td>Holds data and instructions when they are loaded from main memory and are waiting to be processed.</td></tr><tr><td>Register</td><td>Holds data temporarily that is currently being used in a calculation.</td></tr><tr><td>Control unit (CU)</td><td>Holds data or instructions temporarily when they are being processed.</td></tr><tr><td>Accumulator (ACC)</td><td>Manages the flow of data and interaction between the components of the processor.</td></tr><tr><td>Arithmetic logic unit (ALU)</td><td>Carries out the calculations on data.</td></tr><tr><td>Bus</td><td>Pathway for transmitting data and instructions.</td></tr></table>	Component	Description	Immediate access store (IAS)	Holds data and instructions when they are loaded from main memory and are waiting to be processed.	Register	Holds data temporarily that is currently being used in a calculation.	Control unit (CU)	Holds data or instructions temporarily when they are being processed.	Accumulator (ACC)	Manages the flow of data and interaction between the components of the processor.	Arithmetic logic unit (ALU)	Carries out the calculations on data.	Bus	Pathway for transmitting data and instructions.	5
Component	Description															
Immediate access store (IAS)	Holds data and instructions when they are loaded from main memory and are waiting to be processed.															
Register	Holds data temporarily that is currently being used in a calculation.															
Control unit (CU)	Holds data or instructions temporarily when they are being processed.															
Accumulator (ACC)	Manages the flow of data and interaction between the components of the processor.															
Arithmetic logic unit (ALU)	Carries out the calculations on data.															
Bus	Pathway for transmitting data and instructions.															

Q10)

Question	Answer	Marks
	1 mark for each correct missing word, in the given order: <ul style="list-style-type: none"> <li>- fetches</li> <li>- immediate access store // IAS</li> <li>- program counter // PC</li> <li>- memory address register // MAR</li> <li>- memory data register // MDR</li> <li>- executed</li> <li>- arithmetic logic unit // ALU</li> <li>- accumulator // ACC</li> </ul>	8

Q11)

Question	Answer	Marks
	Any <b>six</b> from: <ul style="list-style-type: none"> <li>- Program counter (PC) holds address / location of the instruction</li> <li>- The address held in PC is sent to MAR</li> <li>- Address is sent using address bus</li> <li>- PC is incremented</li> <li>- The instruction is sent from address in memory to MDR</li> <li>- Instruction is transferred using the data bus</li> <li>- Instruction sent to CIR</li> </ul>	6

Q12)

Question	Answer	Marks
(a)	α Holds address of next/current instruction ... ∞ ... to be fetched/processed/executed	2
(b)	α Stores data/instruction <b>that is in use</b> ... ∞ ... from address in MAR	2

Q13)

Question	Answer	Marks
	1 mark for each correct term, in the correct place: <ul style="list-style-type: none"> <li>- Data/instructions</li> <li>- Instructions/data (must be the alternative to MP1)</li> <li>- Fetched</li> <li>- RAM</li> <li>- Decoded</li> <li>- Executed</li> </ul>	6



Q14)

Question	Answer	Marks															
(a)	<p>1 mark for each correct row:</p> <table border="1"> <thead> <tr> <th>Statement</th><th>True (✓)</th><th>False (✓)</th></tr> </thead> <tbody> <tr> <td>A MAC address is unique to a computer on a network</td><td>✓</td><td></td></tr> <tr> <td>Once an IP address has been set it cannot be changed</td><td></td><td>✓</td></tr> <tr> <td>A MAC address is made up of the computer's serial number and the IP address</td><td></td><td>✓</td></tr> <tr> <td>If a computer does not have an IP address it cannot communicate with another device using the Internet</td><td>✓</td><td></td></tr> </tbody> </table>	Statement	True (✓)	False (✓)	A MAC address is unique to a computer on a network	✓		Once an IP address has been set it cannot be changed		✓	A MAC address is made up of the computer's serial number and the IP address		✓	If a computer does not have an IP address it cannot communicate with another device using the Internet	✓		4
Statement	True (✓)	False (✓)															
A MAC address is unique to a computer on a network	✓																
Once an IP address has been set it cannot be changed		✓															
A MAC address is made up of the computer's serial number and the IP address		✓															
If a computer does not have an IP address it cannot communicate with another device using the Internet	✓																
(b)(i)	<p><b>Two</b> from:</p> <ul style="list-style-type: none"> <li>– Programs / instructions are stored in <b>memory</b></li> <li>– Data is stored in <b>memory</b></li> <li>– Instructions are fetched and executed <b>one after another</b></li> </ul>	2															
(b)(ii)	<ul style="list-style-type: none"> <li>– Carries out calculations</li> <li>– Carries out logical operations</li> <li>– Holds temporary / interim values during calculations</li> <li>– ... in a register called the accumulator (ACC)</li> </ul>	4															

Question	Answer	Marks
(c)(i)	<ul style="list-style-type: none"> <li>– Interrupt</li> </ul>	1
(c)(ii)	<p><b>Two</b> from:</p> <ul style="list-style-type: none"> <li>– Provides an interface</li> <li>– Loads / opens / installs / closes software</li> <li>– Manages the hardware // manages peripherals // spooling</li> <li>– Manages the transfer of programs into and out of memory</li> <li>– Divides processing time // processor management</li> <li>– Manages file handling</li> <li>– Manages error handling // interrupt handling</li> <li>– Manages security software</li> <li>– Manages utility software</li> <li>– Manages user accounts</li> <li>– Multitasking</li> <li>– Multiprogramming // time slicing</li> <li>– Batch processing</li> </ul>	2

Q15)

Question	Answer	Marks
	<b>Six from:</b> <ul style="list-style-type: none"> <li>∞ PC holds address of the instruction</li> <li>∞ The address held in PC is sent to MAR ...</li> <li>∞ ... using address bus</li> <li>∞ MAR goes to location in memory where instruction is stored</li> <li>∞ Instruction sent to MDR ...</li> <li>∞ ... using data bus</li> <li>∞ Instruction sent to CIR</li> <li>∞ Control unit sends signals to manage the process ...</li> <li>∞ ... using the control bus</li> </ul>	<b>6</b>

Q16)

Question	Answer	Marks
	<b>Four from:</b> <ul style="list-style-type: none"> <li>∞ Arithmetic and logic unit (ALU)</li> <li>∞ Memory address register (MAR)</li> <li>∞ Memory data register (MDR) // Memory buffer register (MBR)</li> <li>∞ Accumulator (ACC)</li> <li>∞ Immediate Access Store (IAS)</li> <li>∞ Main memory // RAM</li> <li>∞ Program counter (PC)</li> <li>∞ Current instruction register (CIR)</li> <li>∞ Address bus</li> <li>∞ Data bus</li> <li>∞ Control bus</li> <li>∞ Input device</li> <li>∞ Output device</li> <li>∞ Secondary storage device</li> </ul>	<b>4</b>

Q17)

Question	Answer	Marks
(a)(i)	<b>Three from:</b> <ul style="list-style-type: none"> <li>∞ RAM</li> <li>∞ Primary memory</li> <li>∞ Volatile memory</li> <li>∞ Holds currently in use data/instructions</li> <li>∞ Directly accessed by the CPU</li> </ul>	<b>3</b>
(a)(ii)	<b>Two from:</b> <ul style="list-style-type: none"> <li>∞ Arithmetic and logic unit (ALU)</li> <li>∞ Memory address register (MAR)</li> <li>∞ Memory data register (MDR) // Memory buffer register (MBR)</li> <li>∞ Accumulator (ACC)</li> <li>∞ Immediate Access Store (IAS)</li> <li>∞ Control Unit (CU)</li> <li>∞ Program counter (PC)</li> <li>∞ Current instruction register (CIR)</li> <li>∞ Address bus</li> <li>∞ Data bus</li> <li>∞ Control bus</li> <li>∞ Input device</li> <li>∞ Output device</li> <li>∞ Secondary storage device</li> </ul>	<b>2</b>

Q18)

Question	Answer			Marks																					
	<table><tr><th>Component</th><th>CPU component (✓)</th><th>Not a CPU component (✓)</th></tr><tr><td>Arithmetic logic unit (ALU)</td><td>✓</td><td></td></tr><tr><td>Hard disk drive (HDD)</td><td></td><td>✓</td></tr><tr><td>Memory address register (MAR)</td><td>✓</td><td></td></tr><tr><td>Random access memory (RAM)</td><td></td><td>✓</td></tr><tr><td>Solid state drive (SSD)</td><td></td><td>✓</td></tr><tr><td>Control unit (CU)</td><td>✓</td><td></td></tr></table>	Component	CPU component (✓)	Not a CPU component (✓)	Arithmetic logic unit (ALU)	✓		Hard disk drive (HDD)		✓	Memory address register (MAR)	✓		Random access memory (RAM)		✓	Solid state drive (SSD)		✓	Control unit (CU)	✓				6
Component	CPU component (✓)	Not a CPU component (✓)																							
Arithmetic logic unit (ALU)	✓																								
Hard disk drive (HDD)		✓																							
Memory address register (MAR)	✓																								
Random access memory (RAM)		✓																							
Solid state drive (SSD)		✓																							
Control unit (CU)	✓																								
One mark per each correct row																									

Q19)

Question	Answer	Marks
(a)	Any <b>three</b> from: <ul style="list-style-type: none"> <li>– MAR</li> <li>– MDR // MBR</li> <li>– PC // IAR // NIR // SCR</li> <li>– ACC</li> <li>– CIR // IR</li> <li>– IAS</li> </ul>	3
(b)(i)	<ul style="list-style-type: none"> <li>– Fetch</li> <li>– Execute</li> </ul>	2
(b)(ii)	<ul style="list-style-type: none"> <li>– Control unit</li> </ul>	1

Q20)

Question	Answer	Marks															
(a)(i)	<ul style="list-style-type: none"> <li>– Uses multiple wires</li> <li>– Sends multiple bits of data at a time</li> </ul>	2															
(a)(ii)	<ul style="list-style-type: none"> <li>– Faster transmission speed</li> </ul>	1															
(b)(i)	<ul style="list-style-type: none"> <li>– Control (bus)</li> </ul>	1															
(b)(ii)	<ul style="list-style-type: none"> <li>– Accumulator (ACC)</li> </ul>	1															
(b)(iii)	<table border="1"> <thead> <tr> <th>Statement</th><th>True (✓)</th><th>False (✓)</th></tr> </thead> <tbody> <tr> <td>Data and instructions are stored in the same memory unit</td><td>✓</td><td></td></tr> <tr> <td>The control unit manages operations within the CPU</td><td>✓</td><td></td></tr> <tr> <td>Data and instructions can be fetched into the CPU at the same time</td><td></td><td>✓</td></tr> <tr> <td>The control unit is responsible for decoding an instruction</td><td>✓</td><td></td></tr> </tbody> </table>	Statement	True (✓)	False (✓)	Data and instructions are stored in the same memory unit	✓		The control unit manages operations within the CPU	✓		Data and instructions can be fetched into the CPU at the same time		✓	The control unit is responsible for decoding an instruction	✓		4
Statement	True (✓)	False (✓)															
Data and instructions are stored in the same memory unit	✓																
The control unit manages operations within the CPU	✓																
Data and instructions can be fetched into the CPU at the same time		✓															
The control unit is responsible for decoding an instruction	✓																

Q21)

Question	Answer	Marks
(a)	– Control unit // CU	1
(b)	– Arithmetic logic unit // ALU	1
(c)	– Program counter // memory address register // PC // MAR	1
(d)	– Memory data register // current instruction register // MDR // CIR	1
(e)	– Memory data register // MDR	1

Q22)

Question	Answer	Marks																																
(a)	<table><tr><td colspan="4">One mark per each correct row</td></tr><tr><th>Statement</th><th>ALU (✓)</th><th>CU (✓)</th><th>RAM (✓)</th></tr><tr><td>Stores data and instructions before they enter the central processing unit (CPU)</td><td></td><td></td><td>✓</td></tr><tr><td>Contains a register called the accumulator</td><td>✓</td><td></td><td></td></tr><tr><td>Manages the transmission of data and instructions to the correct components</td><td></td><td>✓</td><td></td></tr><tr><td>Contained within the CPU</td><td>✓</td><td>✓</td><td></td></tr><tr><td>Uses the data bus to send data into or out of the CPU</td><td>(✓)</td><td></td><td>✓</td></tr><tr><td>Carries out calculations on data</td><td>✓</td><td></td><td></td></tr></table>	One mark per each correct row				Statement	ALU (✓)	CU (✓)	RAM (✓)	Stores data and instructions before they enter the central processing unit (CPU)			✓	Contains a register called the accumulator	✓			Manages the transmission of data and instructions to the correct components		✓		Contained within the CPU	✓	✓		Uses the data bus to send data into or out of the CPU	(✓)		✓	Carries out calculations on data	✓			6
One mark per each correct row																																		
Statement	ALU (✓)	CU (✓)	RAM (✓)																															
Stores data and instructions before they enter the central processing unit (CPU)			✓																															
Contains a register called the accumulator	✓																																	
Manages the transmission of data and instructions to the correct components		✓																																
Contained within the CPU	✓	✓																																
Uses the data bus to send data into or out of the CPU	(✓)		✓																															
Carries out calculations on data	✓																																	
(b)	Any <b>two</b> from: – MAR – MDR // MBR – PC – CIR // IR	2																																

Q23)

Question	Answer	Marks																												
(a)	<b>One</b> mark per each correct row.	<b>6</b>																												
	<table><tr><th>Statement</th><th>MAR (✓)</th><th>MDR (✓)</th><th>PC (✓)</th></tr><tr><td>it is a register in the CPU</td><td>✓</td><td>✓</td><td>✓</td></tr><tr><td>it holds the address of the next instruction to be processed</td><td>(✓)</td><td></td><td>✓</td></tr><tr><td>it holds the address of the data that is about to be fetched from memory</td><td>✓</td><td></td><td>(✓)</td></tr><tr><td>it holds the data that has been fetched from memory</td><td></td><td>✓</td><td></td></tr><tr><td>it receives signals from the control unit</td><td>✓</td><td>✓</td><td>✓</td></tr><tr><td>it uses the address bus to send an address to another component</td><td>✓</td><td></td><td>✓</td></tr></table>		Statement	MAR (✓)	MDR (✓)	PC (✓)	it is a register in the CPU	✓	✓	✓	it holds the address of the next instruction to be processed	(✓)		✓	it holds the address of the data that is about to be fetched from memory	✓		(✓)	it holds the data that has been fetched from memory		✓		it receives signals from the control unit	✓	✓	✓	it uses the address bus to send an address to another component	✓		✓
	Statement		MAR (✓)	MDR (✓)	PC (✓)																									
	it is a register in the CPU		✓	✓	✓																									
	it holds the address of the next instruction to be processed		(✓)		✓																									
	it holds the address of the data that is about to be fetched from memory		✓		(✓)																									
	it holds the data that has been fetched from memory			✓																										
	it receives signals from the control unit		✓	✓	✓																									
it uses the address bus to send an address to another component	✓		✓																											
(b)	– Arithmetic Logic Unit // ALU	<b>1</b>																												

Q24)

Question	Answer	Marks														
	<p><b>One</b> mark per correct term or description.</p> <table><tr><th>Component name</th><th>Description</th></tr><tr><td>Memory Address Register (MAR)</td><td>(A register that) holds the address of the data/instruction that needs to be fetched/processed // holds the address of where the data needs to be stored.</td></tr><tr><td>Program Counter (PC)</td><td>(A register that) holds the address of the <b>next / current instruction</b> to be processed.</td></tr><tr><td>accumulator // ACC</td><td>This is a register that is built into the arithmetic logic unit. It temporary holds the result of a calculation.</td></tr><tr><td>memory data register // MDR</td><td>This is a register that holds data or an instruction that has been fetched from memory.</td></tr><tr><td>Control Unit (CU)</td><td>Sends control signals to control the flow of data through the CPU // manages the execution of instructions in the CPU</td></tr><tr><td>address bus</td><td>This carries addresses around the CPU.</td></tr></table>	Component name	Description	Memory Address Register (MAR)	(A register that) holds the address of the data/instruction that needs to be fetched/processed // holds the address of where the data needs to be stored.	Program Counter (PC)	(A register that) holds the address of the <b>next / current instruction</b> to be processed.	accumulator // ACC	This is a register that is built into the arithmetic logic unit. It temporary holds the result of a calculation.	memory data register // MDR	This is a register that holds data or an instruction that has been fetched from memory.	Control Unit (CU)	Sends control signals to control the flow of data through the CPU // manages the execution of instructions in the CPU	address bus	This carries addresses around the CPU.	<b>6</b>
Component name	Description															
Memory Address Register (MAR)	(A register that) holds the address of the data/instruction that needs to be fetched/processed // holds the address of where the data needs to be stored.															
Program Counter (PC)	(A register that) holds the address of the <b>next / current instruction</b> to be processed.															
accumulator // ACC	This is a register that is built into the arithmetic logic unit. It temporary holds the result of a calculation.															
memory data register // MDR	This is a register that holds data or an instruction that has been fetched from memory.															
Control Unit (CU)	Sends control signals to control the flow of data through the CPU // manages the execution of instructions in the CPU															
address bus	This carries addresses around the CPU.															

Q25)

Question	Answer	Marks
(a)	<p><b>One</b> mark for each correctly circled storage device:</p> <ul style="list-style-type: none"> <li>• Compact disk (CD)</li> <li>• Solid-state drive (SSD)</li> <li>• Hard disk drive (HDD)</li> </ul>	<b>3</b>
(b)	<ul style="list-style-type: none"> <li>• C</li> </ul>	<b>1</b>

Q26)

Question	Answer	Marks
(a)	Any <b>one</b> from: <ul style="list-style-type: none"> <li>To perform a fetch-decode-execute cycle</li> <li>To <b>process</b> / <b>execute</b> an instruction</li> </ul>	<b>1</b>
(b)	<b>Two</b> from: <ul style="list-style-type: none"> <li>It may increase the performance</li> <li>... because more instructions can be processed <b>simultaneously</b></li> </ul>	<b>2</b>
(c)(i)	<b>Two</b> from: <ul style="list-style-type: none"> <li>To store / holds <b>data</b> / <b>address</b> / <b>instruction</b></li> <li>... temporarily</li> </ul>	<b>2</b>

Question	Answer	Marks
(c)(ii)	<b>One</b> mark for correct name of bus. <b>Two</b> marks for matching description.  Address bus Transmit / carries addresses ... ... between <b>components</b> in the CPU  Data bus Transmit / carries data ... ... between <b>components</b> in the CPU  Control bus Transmits control signals ... ... from the <b>control unit</b> to other <b>components</b> in the CPU	<b>3</b>

Q27)

(c)	– Control unit	<b>1</b>
(d)	Any <b>two</b> from: <ul style="list-style-type: none"> <li>(The CPU completes) 2.4 billion</li> <li>... cycles/clock pulses <b>per second</b></li> </ul>	<b>2</b>
(e)(i)	Any <b>two</b> from: <ul style="list-style-type: none"> <li>Stores data ...</li> <li>... that has been fetched/to be written to memory</li> </ul>	<b>2</b>
(e)(ii)	Any <b>three</b> from: <ul style="list-style-type: none"> <li>Memory address register // MAR</li> <li>Program counter // PC</li> <li>Current instruction register // CIR</li> <li>Accumulator // ACC</li> </ul>	<b>3</b>

Q28)

Question	Answer	Marks
(a)(i)	– The maximum number of FDE cycles/instructions a CPU can perform/process/execute in a second	<b>1</b>
(a)(ii)	– Increases/improves the performance // Tasks can be performed quicker/faster – ... because more FDE cycles/instructions can be processed in a second	<b>2</b>
(b)	– <b>Stores</b> addresses ... – ... of next instruction/data to be fetched // where data is to be written to	<b>2</b>
(c)	– Instruction set	<b>1</b>

Q29)


Question	Answer	Marks
(a)	Any <b>two</b> from: – Performs a single/limited/dedicated function/task – It has a microprocessor – It has <b>dedicated</b> hardware – Uses firmware – It is normally built into a larger device/system – User normally cannot reprogram – It does not require much power – It is cheap <b>to manufacture</b> – Works automatically // works without human intervention – It is small (in size) – It is a real-time system	<b>2</b>
(b)	<b>One</b> mark for each correct system: – security light system – freezer – vending machine	<b>3</b>



Q30)

Question	Answer	Marks
(a)	<ul style="list-style-type: none"> <li>– Accumulator (ACC)</li> <li>– Control unit (CU)</li> <li>– Program counter (PC)</li> </ul>	3
(b)	Any <b>two</b> from: <ul style="list-style-type: none"> <li>– It is a type of storage</li> <li>– ...that stores <b>frequently used</b> data/instructions</li> <li>– To speed up <b>access</b></li> <li>– ... as it is faster to access than RAM</li> <li>– It has different levels e.g. L1 – L3</li> </ul>	2
(c)	– Clock	1
(d)	– Arithmetic logic unit // ALU	1

Q31)

Question	Answer	Marks
(d)	<p>Any <b>four</b> from:</p> <p>The diagram shows:</p> <ul style="list-style-type: none"> <li>• The registers MAR, MDR and PC</li> <li>• <b>Address</b> sent from PC to MAR</li> <li>• ...using address bus (award anywhere for correct use of address bus)</li> <li>• ...PC is incremented</li> <li>• <b>Address</b> sent from MAR to RAM</li> <li>• <b>Data/instruction</b> sent from RAM to MDR</li> <li>• ...using data bus (award anywhere for correct use of data bus)</li> <li>• <b>Data/instruction</b> sent from MDR to CIR/CU</li> <li>• Control unit sending control signals to any part of the processor</li> <li>• ... using control bus (award anywhere for correct use of control bus)</li> </ul> <p>Example:</p> <p>PC sends address to MAR then increments</p>  <p>The instruction is sent to the CIR to be decoded</p> <p>The address is sent from the MAR using the address bus</p> <p>The instruction is sent to the MDR using the data bus</p>	4

Q32)

Question	Answer	Marks
(a)	<b>One</b> mark for each correct term in the correct place: <ul style="list-style-type: none"> <li>• address</li> <li>• memory address register // MAR</li> <li>• random access memory // RAM</li> <li>• memory data register // MDR</li> <li>• data</li> <li>• current instruction register // CIR</li> <li>• control unit // CU</li> </ul>	<b>7</b>
(b)	A <b>list</b> of (machine code) <b>commands</b> that can be processed by the CPU	<b>1</b>

Q33)

Question	Answer	Marks
(a)	To process instructions/data To <b>run</b> the fetch–decode–execute <b>cycle</b>	<b>2</b>
(b)(i)	Any <b>one</b> from: <ul style="list-style-type: none"> <li>• To <b>temporarily</b> store data/instruction/address</li> <li>• To allow <b>immediate access</b> to data during the FDE cycle</li> </ul>	<b>1</b>
(b)(ii)	Any <b>three</b> from: <ul style="list-style-type: none"> <li>• Memory address register // MAR</li> <li>• Memory data register // MDR</li> <li>• Accumulator // ACC</li> <li>• Program counter // PC</li> <li>• Current instruction register // CIR</li> </ul>	<b>3</b>
(c)	Any <b>three</b> from: <ul style="list-style-type: none"> <li>• To execute <b>instructions</b></li> <li>• To perform calculations // by example</li> <li>• To perform logical operations // by example</li> <li>• To store interim <b>results</b> of calculations</li> <li>• Stores/reads/writes data to/from the accumulator</li> </ul>	<b>3</b>
(d)	Any <b>Four</b> from: <ul style="list-style-type: none"> <li>• It could have more cores</li> <li>• ... increasing the <b>number of FDE cycles/instructions</b> it can perform <b>at the same time</b></li> <li>• It could have a higher clock speed</li> <li>• ... increasing the <b>number of FDE cycles/instructions per second</b> it can perform</li> <li>• It could have a greater cache size</li> <li>• ... meaning more <b>frequently used</b> data can be accessed faster</li> </ul>	<b>4</b>


Q34)

Question	Answer	Marks
(a)	Any <b>two</b> from: <ul style="list-style-type: none"> <li>• Program counter // PC</li> <li>• Memory address register // MAR</li> <li>• Memory data register // MDR</li> <li>• Current instruction register // CIR</li> </ul>	<b>2</b>
(b)	Any <b>three</b> from: <ul style="list-style-type: none"> <li>• <b>CIR/CU</b> receives the instruction from the <b>MDR</b> // Instruction sent from <b>MDR</b> to <b>CIR/CU</b></li> <li>• ... using the data bus</li> <li>• Instruction is <b>separated</b> into opcode and operand</li> <li>• Control unit decodes the <b>instruction</b></li> <li>• ... using an instruction set</li> </ul>	<b>3</b>
(c)	Any <b>one</b> from: <ul style="list-style-type: none"> <li>• Accumulator</li> <li>• Memory address register // MAR</li> <li>• Memory data register // MDR</li> </ul>	<b>1</b>
(d)	<ul style="list-style-type: none"> <li>• data</li> <li>• address</li> <li>• control</li> </ul>	<b>3</b>
(e)	<ul style="list-style-type: none"> <li>• It can now execute <b>more</b> instructions/FDE <b>per second</b></li> <li>• ... this will increase the performance of the CPU</li> </ul>	<b>2</b>

Q35)

Question	Answer	Marks
	<p><b>One</b> mark for each correct term or definition in the correct place:</p> <p><b>Components</b></p> <ul style="list-style-type: none"> <li>• Control unit // CU</li> <li>• Memory address register // MAR</li> <li>• Data bus</li> <li>• Current instruction register // CIR</li> </ul> <p><b>Descriptions</b></p> <ul style="list-style-type: none"> <li>• (Program counter) Stores the address of the next instruction to be fetched</li> <li>• (Accumulator) Stores the interim <b>result</b> for a calculation</li> </ul>	<b>6</b>

Q36)

Question	Answer	Marks
(a)	<p>Any <b>two</b> from:</p> <ul style="list-style-type: none"> <li>• Program counter // PC</li> <li>• Memory address register // MAR</li> <li>• Current instruction register // CIR</li> </ul>	<b>2</b>
(b)	<p><b>One</b> mark for each correct part of the diagram.</p> <p>The diagram shows:</p> <ul style="list-style-type: none"> <li>• Data/Instruction sent from the MDR to the CIR/CU</li> <li>• ... using the data bus</li> <li>• ... the CIR that is built into the CU</li> <li>• Data/instruction separated into operand and op code</li> <li>• <u>Control unit/CU</u> decodes instruction</li> <li>• ... using an instruction set</li> </ul> <p>For example:</p>  <pre> graph LR     MDR[MDR] -- "Instruction sent using data bus" --&gt; CIR[CIR]     subgraph CU [Control Unit]         CIR     end     CU -- "Decodes instruction using instruction set" --&gt; CU   </pre>	<b>4</b>