
# 3. Hardware

3.1 Computer architecture

Marking Scheme

Q1)



[2]

(b)

description of stage	sequence number
the instruction is then copied from the memory location contained in the MAR (memory address register) and is placed in the MDR (memory data register)	3
the instruction is finally decoded and is then executed	7
the PC (program counter) contains the address of the next instruction to be fetched	(1)
the entire instruction is then copied from the MDR (memory data register) and placed in the CIR (current instruction register)	4
the address contained in the PC (program counter) is copied to the MAR (memory address register) via the address bus	2
the address part of the instruction is placed in the MAR (memory address register)	6
the value in the PC (program counter) is then incremented so that it points to the next instruction to be fetched	5*

The incrementation of the program counter can appear at any stage after 2. All other stages must be in the correct given order.

Q2)

#### (b) Registers

#### Any **two** from:

- PC (Program Counter)
- MAR (Memory Address Register)
- MDR (Memory Data Register)
- CIR or IR ((Current) Instruction Register)

1

0

ACC (Accumilator)

#### **Buses**

#### Any **two** from:

- control
- data
- address

[4]

Q3)

(a) (i)

MAR **MDR** 0 1 0 0 0 0 1 1

0

0

0

0

1

0

[2]

(ii)

MAR 1 0 0 0 1 1 1 0		MAR	1	0	0	0	1	1	1	0
---------------------	--	-----	---	---	---	---	---	---	---	---

0 1 1 1 1 0 0 1 MDR

[2]

(iii)

Address	Contents
1000 0000	0110 1110
1000 0001	0101 0001
1000 0010	1000 1101
1000 0011	1000 1100
1000 1100	
1000 1101	
1000 1110	0111 1001
1000 1111	

[1]

- (b) CIR (Current Instruction Register)
  - PC (Program Counter)Acc (Accumulator)

[3]

- (c) Controls operation of memory, processor and input/output
- Instructions are interpreted
  - Sends signals to other components telling them "what to do"

[3]

Q4)


In any order:

- Fetch
- Decode
- Execute

[3]

Q5)

1 mark for both correct lines from each computer term.




## Q6)

Question	Answer	Marks
	1 mark for correct bus name and up to 2 further marks for appropriate purpose.	6
	Address (bus) Two from:  ∞ Carries / transports an address / location  ∞ of the next item to be fetched  ∞ Data travels one way (unidirectional)	
	Data (bus) Two from:  ∞ Carries / transports data / example of data  ∞ that is currently being processed // that will be / has been processed  ∞ Data can travel in both directions (bidirectional)	
	Control (bus) Two from:  ∞ Carries / transports signals  ∞ Control / directs the actions of the CPU / processor  ∞ Can be either Unidirectional or Bidirectional	


# Q7)

Question	Answer	Marks
	<ul> <li>∞ address (bus)</li> <li>∞ control (bus)</li> <li>∞ data (bus)</li> </ul>	3

Q8)



Q9)



## Q10)

Question	Answer	Marks
	1 mark for each correct missing word, in the given order:	8
	<ul> <li>fetches</li> <li>immediate access store // IAS</li> <li>program counter // PC</li> <li>memory address register // MAR</li> <li>memory data register // MDR</li> <li>executed</li> <li>arithmetic logic unit // ALU</li> <li>accumulator // ACC</li> </ul>	

#### Q11)

Question	Answer	Marks
	Any six from:	6
	<ul> <li>Program counter (PC) holds address / location of the instruction</li> </ul>	
	The address held in PC is sent to MAR	
	<ul> <li>Address is sent using address bus</li> </ul>	
	<ul> <li>PC is incremented</li> </ul>	
	<ul> <li>The instruction is sent from address in memory to MDR</li> </ul>	
	<ul> <li>Instruction is transferred using the data bus</li> </ul>	
	<ul> <li>Instruction sent to CIR</li> </ul>	

## Q12)

Question	Answer	Marks
(a)	<ul> <li>         Molds address of next/current instruction</li></ul>	2
(b)	<ul> <li></li></ul>	2

#### Q13)

Question	Answer	Marks	
	1 mark for each correct term, in the correct place:  Data/instructions Instructions/data (must be the alternative to MP1) Fetched RAM Decoded	6	
	- Executed		

## Q14)

Question	Answer			Marks
(a)	1 mark for each correct row:			4
	Statement	True (✔)	False (✔)	
	A MAC address is unique to a computer on a network	·		
	Once an IP address has been set it cannot be changed		✓	
	A MAC address is made up of the computer's serial number and the IP address		<b>~</b>	
	If a computer does not have an IP address it cannot communicate with another device using the Internet	~		
(b)(i)	Two from:			2
	<ul> <li>Programs / instructions are stored in memory</li> <li>Data is stored in memory</li> <li>Instructions are fetched and executed one after another</li> </ul>			
(b)(ii)	Carries out calculations     Carries out logical operations     Holds temporary / interim values during calculations     in a register called the accumulator (ACC)			4

Question	Answer	Marks
(c)(i)	- Interrupt	1
.(c)(ii)	Two from:	2
	<ul> <li>Provides an interface</li> <li>Loads / opens / installs / closes software</li> <li>Manages the hardware // manages peripherals // spooling</li> <li>Manages the transfer of programs into and out of memory</li> <li>Divides processing time // processor management</li> <li>Manages file handling</li> <li>Manages error handling // interrupt handling</li> <li>Manages security software</li> <li>Manages utility software</li> <li>Manages user accounts</li> <li>Multitasking</li> <li>Multiprogramming // time slicing</li> <li>Batch processing</li> </ul>	

## Q15)

Question	Answer	Marks
	Six from:  PC holds address of the instruction The address held in PC is sent to MAR  MAR goes to location in memory where instruction is stored Instruction sent to MDR  Instruction sent to CIR Control unit sends signals to manage the process  using the control bus	6

#### Q16)

Question	Answer	Marks
Question	Four from:  Arithmetic and logic unit (ALU)  Memory address register (MAR)  Memory data register (MDR) // Memory buffer register (MBR)  Accumulator (ACC)  Immediate Access Store (IAS)  Main memory // RAM  Program counter (PC)	4
	<ul> <li>∞ Current instruction register (CIR)</li> <li>Address bus</li> <li>∞ Data bus</li> <li>∞ Control bus</li> <li>∞ Input device</li> <li>∞ Output device</li> <li>∞ Secondary storage device</li> </ul>	

## Q17)

Question	Answer	Marks
(a)(i)	Three from:	3
'(a)(ii)	Two from:  Arithmetic and logic unit (ALU)  Memory address register (MAR)  Memory data register (MDR) // Memory buffer register (MBR)  Accumulator (ACC)  Immediate Access Store (IAS)  Control Unit (CU)  Program counter (PC)  Current instruction register (CIR)  Address bus  Data bus  Control bus  Input device  Output device  Secondary storage device	2

## Q18)

Question	Answer					Marks
		Component	CPU component	Not a CPU component (✓)		6
		Arithmetic logic unit (ALU)	✓			
		Hard disk drive (HDD)		<b>✓</b>		
		Memory address register (MAR)	✓			
		Random access memory (RAM)		✓		
		Solid state drive (SSD)		✓		
		Control unit (CU)	✓			
	One mark per each	correct row	·			

# Q19)

Question	Answer	Marks
(a)	Any three from:  - MAR  - MDR // MBR  - PC // IAR // NIR // SCR  - ACC  - CIR // IR  - IAS	3
(b)(i)	<ul><li>Fetch</li><li>Execute</li></ul>	2
(b)(ii)	- Control unit	1

# Q20)

Question	Answer				Marks
(a)(i)	<ul><li>Uses multiple wires</li><li>Sends multiple bits of data at a time</li></ul>				2
(a)(ii)	- Faster transmission speed				1
(b)(i)	- Control (bus)				1
(b)(ii)	- Accumulator (ACC)				1
(b)(iii)	Statement	True (✓)	False (✓)		4
	Data and instructions are stored in the same memory unit	<b>✓</b>			
	The control unit manages operations within the CPU	✓			
	Data and instructions can be fetched into the CPU at the same time		✓		
	The control unit is responsible for decoding an instruction	✓			

## Q21)

Question	Answer	Marks
(a)	- Control unit // CU	1
(b)	Arithmetic logic unit // ALU	1
(c)	<ul> <li>Program counter // memory address register // PC // MAR</li> </ul>	1
.(d)	Memory data register // current instruction register // MDR // CIR	1
(e)	Memory data register // MDR	1

## Q22)

Question	n Answer					
(a)	One mark per each correct row				6	
	Statement	ALU (✔)	( <b>√</b> )	RAM (✓)		
	Stores data and instructions before they enter the central processing unit (CPU)			~		
	Contains a register called the accumulator	✓				
	Manages the transmission of data and instructions to the correct components		<b>✓</b>			
	Contained within the CPU	✓	✓			
	Uses the data bus to send data into or out of the CPU	(✓)		~		
	Carries out calculations on data	✓				
(b)	Any <b>two</b> from:  - MAR  - MDR // MBR  - PC  - CIR // IR				2	

## Q23)

Question	Answer				Marks
(a)	One mark per each correct row.				6
	Statement	MAR (✓)	MDR (✓)	<b>PC</b> (✓)	
	it is a register in the CPU	✓	✓	✓	
	it holds the address of the next instruction to be processed	(✓)		<b>✓</b>	
	it holds the address of the data that is about to be fetched from memory	✓		(✓)	
	it holds the data that has been fetched from memory		<b>✓</b>		
	it receives signals from the control unit	✓	✓	✓	
	it uses the address bus to send an address to another component	✓		<b>✓</b>	
(b)	Arithmetic Logic Unit // ALU				1

## Q24)

Question		Answer	Marks
	One mark per correct tern	n or description.	
	Component name	Description	
	Memory Address Register (MAR)	(A register that) holds the address of the data/instruction that needs to be fetched/processed // holds the address of where the data needs to be stored.	
	Program Counter (PC)	(A register that) holds the address of the <b>next</b> / <b>current instruction</b> to be processed.	
	accumulator // ACC	This is a register that is built into the arithmetic logic unit. It temporary holds the result of a calculation.	
	memory data register // MDR	This is a register that holds data or an instruction that has been fetched from memory.	
	Control Unit (CU)	Sends control signals to control the flow of data through the CPU // manages the execution of instructions in the CPU	
	address bus	This carries addresses around the CPU.	

## Q25)

Question	Answer	Marks
(a)	One mark for each correctly circled storage device:  Compact disk (CD) Solid-state drive (SSD) Hard disk drive (HDD)	3
(b)	• C	1

## Q26)

Question	Answer	Marks
(a)	Any one from:  To perform a fetch-decode-execute cycle To process / execute an instruction	1
(b)	Two from:  It may increase the performance  because more instructions can be processed simultaneously	2
.(c)(i)	Two from:  To store / holds data / address / instruction  Lemporarily	2

Question	Answer	Marks
(c)(ii)	One mark for correct name of bus. Two marks for matching description.	3
	Address bus Transmit / carries addresses between <b>components</b> in the CPU	
	Data bus Transmit / carries data between <b>components</b> in the CPU	
	Control bus Transmits control signals from the control unit to other components in the CPU	

## Q27)

(c)	- Control unit	1
(d)	Any two from:  - (The CPU completes) 2.4 billion  cycles/clock pulses per second	2
(e)(i)	Any <b>two</b> from:  Stores data  that has been fetched/to be written to memory	2
(e)(ii)	Any three from:  - Memory address register // MAR  - Program counter // PC  - Current instruction register // CIR  - Accumulator // ACC	3

## Q28)

Question	Answer	Marks
(a)(i)	The maximum number of FDE cycles/instructions a CPU can perform/process/execute in a second	1
(a)(ii)	<ul> <li>Increases/improves the performance // Tasks can be performed quicker/faster</li> <li> because more FDE cycles/instructions can be processed in a second</li> </ul>	2
(b)	<ul> <li>Stores addresses</li> <li> of next instruction/data to be fetched // where data is to be written to</li> </ul>	2
(c)	- Instruction set	1


## Q29)

Question	Answer	Marks
(a)	Any two from:  Performs a single/limited/dedicated function/task  It has a microprocessor  It has dedicated hardware  Uses firmware  It is normally built into a larger device/system  User normally cannot reprogram  It does not require much power  It is cheap to manufacture  Works automatically // works without human intervention  It is small (in size)  It is a real-time system	2
,(b)	One mark for each correct system:  - security light system  - freezer  - vending machine	3

#### Q30)

Question	Answer	Marks
i(a)	<ul> <li>Accumulator (ACC)</li> <li>Control unit (CU)</li> <li>Program counter (PC)</li> </ul>	3
(b)	Any <b>two</b> from:  - It is a type of storage that stores <b>frequently used</b> data/instructions  - To speed up <b>access</b> as it is faster to access than RAM  - It has different levels e.g. L1 – L3	2
(c)	- Clock	1
(d)	Arithmetic logic unit // ALU	1

#### Q31)



## Q32)

Question	Answer	Marks
(a)	One mark for each correct term in the correct place:	7
	<ul> <li>address</li> <li>memory address register // MAR</li> <li>random access memory // RAM</li> <li>memory data register // MDR</li> <li>data</li> <li>current instruction register // CIR</li> <li>control unit // CU</li> </ul>	
(b)،	A list of (machine code) commands that can be processed by the CPU	1

#### Q33)

Question	Answer	Marks
(a)	To process instructions/data To <b>run</b> the fetch–decode–execute <b>cycle</b>	2
(b)(i)	Any one from:	1
	<ul> <li>To temporarily store data/instruction/address</li> <li>To allow immediate access to data during the FDE cycle</li> </ul>	
(b)(ii)	Any three from:	3
	Memory address register // MAR Memory data register // MDR Accumulator // ACC Program counter // PC Current instruction register // CIR	
.( <b>c</b> )	Any three from:  To execute instructions To perform calculations // by example To perform logical operations // by example To store interim results of calculations Stores/reads/writes data to/from the accumulator	3
(d)	Any Four from:  It could have more cores	4
	it could have more cores     increasing the number of FDE cycles/instructions it can perform at the same time	
	<ul> <li>It could have a higher clock speed</li> <li> increasing the number of FDE cycles/instructions per second it can perform</li> </ul>	
	<ul> <li>It could have a greater cache size</li> <li> meaning more frequently used data can be accessed faster</li> </ul>	

## Q34)

Question	Answer	Marks
(a)	Any two from:  Program counter // PC  Memory address register // MAR  Memory data register // MDR  Current instruction register // CIR	2
(b)	Any three from:  CIR/CU receives the instruction from the MDR // Instruction sent from MDR to CIR/CU  unusing the data bus Instruction is separated into opcode and operand  Control unit decodes the instruction  unusing an instruction set	3
ı(c)	Any one from:  Accumulator  Memory address register // MAR  Memory data register // MDR	1
<sub>(</sub> (d)	<ul><li>data</li><li>address</li><li>control</li></ul>	3
(e)	It can now execute more instructions/FDE per second     this will increase the performance of the CPU	2

#### Q35)

Question	Answer	Marks
	One mark for each correct term or definition in the correct place:	6
	Components Control unit // CU Memory address register // MAR Data bus Current instruction register // CIR	
	Descriptions  • (Program counter) Stores the address of the next instruction to be fetched  • (Accumulator) Stores the interim result for a calculation	

## Q36)

Question	Answer	Marks
(a)	Any <b>two</b> from:	2
	<ul> <li>Program counter // PC</li> <li>Memory address register // MAR</li> <li>Current instruction register // CIR</li> </ul>	
(b)	One mark for each correct part of the diagram.	4
	The diagram shows:	
	<ul> <li>Data/Instruction sent from the MDR to the CIR/CU</li> <li> using the data bus</li> <li> the CIR that is built into the CU</li> <li>Data/instruction separated into operand and op code</li> <li>Control unit/CU decodes instruction</li> <li> using an instruction set</li> </ul>	
	For example:	
	MDR Control unit CIR  Instruction sent using data bus	